A new inductance extraction technique of spiral inductor from measurement fixture is presented. We propose a scalable expression of parasitic inductance for interconnects, and design consideration of test structure accommodating spiral inductor. The simple expression includes mutual inductance between the interconnects with high accuracy. The formula matches a commercial field solver inductance values within 1.4%. The layout of the test structure to reduce magnetic coupling between the spiral and the interconnects allows us to extract the intrinsic inductance of spiral more accurately. The proposed technique requires neither special fixture used for measurement-based method nor skilled worker for precise extraction with the analytical technique used. key words: spiral inductors, interconnect, closed-form expression, inductance extraction, analytical technique received the B.S., M.S. and Ph.D. degrees in electronic engineering from
Introduction
Spiral inductors fabricated on integrated circuits (IC's) are essential passive components in radio frequency (RF) IC's [1] . An extraction technique of the inductance from measurements with test structures (see Figs. 1(a) and 1(b)) is highly required prior to circuit design because the inductance plays a dominant role in overall circuit performance [2] . Equivalent inductor models [3] - [5] are widely employed for the extraction, which include parasitic interconnects inductance between pads and a spiral. This leads to incorrect extracted inductance of the spirals due to the interconnects effect. On the other hand, measurement-based methods reported in [6] require skilled worker for presice measurements and cumbersome procedures for the extraction by using special fixtures, although the parasitic effect can be de-embedded.
The aim of this paper is to propose a new simple extraction technique of intrisic inductance using analytical inductance formula of the interconnects together with properly designed test structure. The technique consists of two steps. First, effective inductance including the interconnect effect is extracted from measurements by using a compact inductor model. Second, the effect is de-embedded from the effective inductance using the proposed analytical formula. The analytical technique presented here is quite useful and practical for extracting the intrinsic inductance from measurements without any special measurement fixture. Manuscript 
Self-Inductance Expression of Interconnects

Closed-Form Expression
We present an inductance formula of interconnects to deembed the parasitic inductance L p . The accurate selfinductance expression of single wire with rectangular cross section [7] , [8] is employed to derive the propsed formula (an outline of the derivation is given in Appendix). The derived expression is simple form despite the inclusion of mutual inductance between the interconnects. This can be achieved by using our derivation technique rather than direct calculation of the mutual inductance from Naumman's formula. All geometric parameters of the interconnects, as shown in Fig. 2 , are included in the equation: the length of each interconnect l α and l β , the wire width w, the wire thickness t, and the gap spacing between interconnects d. This allows us to calculate the parasitic inductance directly from the geometric parameters. Note that the vertical gap between different metal layers is ignored because the gap is
Copyright c 2005 The Institute of Electronics, Information and Communication Engineers Fig. 2 The geometric parameters of the interconnects. l α and l β are the lengths of two segments, d the gap between the interconnects, w the width, and t the thickness. very small compared with each interconnect length, resulting in negligible effect on mutual inductance. The resulting expression is given by
where µ 0 magnetic permeability of vacuum. The GMD geomertic mean distance of rectangular cross section is
Validation
Figure 3(a) shows the accuracy of our expression compared with those obtained from a field solver, Ansoft Q3D Extractor [9] . The absolute percentage error, z-axis, is defined by 100|L formula − L Q3D |/L Q3D where L formula and L Q3D are the inductances of interconnects calculated from our expression and the field solver, respectively. The x-axis indicates the length of either interconnect l α or l β at the given distance between pads, l α + l β + d, of 200 µm while y-axis shows the gap spacing (d). The plot shows the errors are around 1% ranging up to the maximum error of 1.4%. Note that 200 µm is the minimum distance between pads for measurement fixtures of spirals. Figure 3 (b) shows the absolute error distribution at the given length of l α + l β + d = 500 µm. The plot shows that the error is less than 0.5%. These results indicate that our formula is accurate enough to extract the intrinsic inductance of on-chip spirals.
Design Consideration of Test Structure
To extract accurate intrinsic inductance of spirals from measurements, special attention has to be paid to the layout of test structures to reduce magnetic coupling between the spiral and the interconnects. The layout with minimum coupling allows the components to be treated separately so that the excess inductance due to the interconnects can be simply subtracted from measured results. Figure 1(a) show the layout to reduce the magnetic coupling for accurate inductance extraction: the interconnects are arranged in line and connected to each port of the spiral. In this configuration, the set of interconnects divide the spiral symmetrically into two pieces. Therefore, total mutual inductance between each interconnect and the half pieces of spiral becomes zero because the currents on each side of the leads are in the opposite direction. Note that the layout will be the best form to extract the intrinsic inductance of spiral in the layouts, although the layout is commonly used as the test structure.
Extraction of Intrinsic Inductance
Extraction Procedure
The details of the analytical extraction method is as follows:
1. Effective inductance including interconnects value is extracted from measured S-parameters of the device under test (DUT) by using a lumped-element inductor model. S-parameters are converted to Y-parameters for the extraction. 2. Desired intrinsic inductance of the spiral is extracted directly from the effective value by subtracting the calculated interconnects inductance (L p ). Table 1 The layout parameters of spirals and the interconnects connected. For spirals, n is the number of turns, d out the outer diameter, w the metal width, and s the turn spacing. L meas is the extracted measured inductance by using the proposed formula. For the interconnects, l α and l β are each interconnect length, and d the gap between the interconnects. The inductors numbered 1-3, 7 and 11 are fabricated with SOI-CMOS process. Note that the extraction of effective inductance (equivalent value) from Y-parameters is performed in low frequency where the frequency behavior of the parasitic resistance and capacitance can be negligible. The simple lumped model is not valid for the extraction in high frequency.
Results
The new technique is applied to a set of spirals listed in Table 1 . We use a conventional spiral inductor model [5] to extract the effective inductance from mesurements. The measured planar spiral inductors have been fabricated on both 0.20-µm SOI-CMOS and 0.35-µm CMOS processes. Figure 4 shows a comparison between measured and simulated inductance of the spirals. The measured values (L meas ) are the extracted inductances using the proposed formula, while the simulated results (L sim ) are obtained from Ansoft Q3D Extractor. The percentage error defined by 100|L meas − L sim |/L sim is plotted against the left axis of the figure. Note that larger extracted inductace results in smaller error because the difference between the extracted and simulated values is nearly constant for all inductors. The errors of inductors over 3nH are typically around 3%-6%, while those of small inductors ( 1-4) result in larger errors. These errors are originated from measurement system calibration and in- ductor model to extract effective inductance [10] . Therefore, accurate calibration of measurement system and optimum choice of the model are essential to reduce the error of the extracted inductance. Even if the errors exist, for larger inductor, reasonable inductance value is extracted by using our technique. Figure 5 illustrates the impact of interconnects for measured spirals with fixture. The left axis indicates the fraction of interconnects inductance to the measured total counterpart, where the impact becomes more significant for spirals with small inductance. This originates from the longer interconnect for the small inductors because the size of the fixture is designed to accommodate the largest one. It should be noted that such small inductors are key components for state-of-the-art RF circuits in GHz bands. Hence, de-embedding interconnects is fairly important to estimate the inductace of such spirals.
Conclusion
We proposed a scalable expression of interconnect inductance and design consideration of test structure to extract spirals from measurement fixtures. The inductance of interconnects predicted with our formula matches that derived from the field solver, Ansoft Q3D Extractor, within 1.4% error. With the use of the inductor layout to reduce the magnetic coupling, the measured inductances extracted are in good agreement with the simulated results. The accuracy and simplicity of the technique without special fixtures, offer practical method to extract intrinsic inductance of spirals.
Appendix: Derivation of Interconnect Expression
To derive an expression for the parasitic inductance, L p , of interconnects, an accurate analytical inductance formula of single wire are required. We employ Naumman's formula for self-inductance of a wire [7] given by
where l the wire length and GMD the geometric mean distance determined by the cross section of wire. Figure A· 1 denotes the concept of the derivation using Eq. (A· 1). A single wire is composed of three segments with rectangular cross section. The segments α and β are the interconnects used as the part of measurement fixure, while γ occupies the gap between the interconnects. With this model, we have the desired inductance L p as
where, on the right hand side of the equation, L indicates the self-inductance of a wire and M mutual inductance between wires, respectively. The subscript on L identifies a single wire composed from each segment, while the subscript on M two segments relating to the coupling. The notation is also used in the following discussion. The expression (A· 2) can be reduced to a equation composed of single wire inductances calculated from (A· 1). Using the model as shown in Fig. A· 1, for the mutual inductances, We have
Substituting (A· 3) and (A· 4) in (A· 2) results in the following:
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